

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/697,751	10/30/2003	Woogeun Rhee	YOR920030258US1	8750
William E. Lewis Ryan, Mason & Lewis, LLP			EXAMINER	
			JAGER, RYAN C	
90 Forest Avenue Locust Valley, NY 11560			ART UNIT	PAPER NUMBER
			2816	
		• •		
			MAIL DATE	DELIVERY MODE
			08/08/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

•		
	Application No.	Applicant(s)
•	10/697,751	RHEE ET AL.
Office Action Summary	Examiner	Art Unit
	RYAN C. JAGER	2816
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL' WHICHEVER IS LONGER, FROM THE MAILING D. Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATIO 36(a). In no event, however, may a reply be ti- will apply and will expire SIX (6) MONTHS from to, cause the application to become ABANDONS	N. mely filed the mailing date of this communication. ED (35 U.S.C. § 133).
Status		
 Responsive to communication(s) filed on <u>17 A</u> This action is FINAL. Since this application is in condition for allowed closed in accordance with the practice under <u>E</u> 	action is non-final.	
Disposition of Claims		
4) ☐ Claim(s) 1-15 is/are pending in the application 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-15 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	wn from consideration.	
Application Papers		
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomplicated any not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine	epted or b) objected to by the drawing(s) be held in abeyance. Se tion is required if the drawing(s) is ob	e 37 CFR 1.85(a). ojected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list 	s have been received. s have been received in Applicat rity documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO/SB/08)	4)	ate
Paper No(s)/Mail Date	6)	

Application/Control Number: 10/697,751 Page 2

Art Unit: 2816

DETAILED ACTION

1. In response to the BPAI decision from 4/17/2008, where examiner rejections of claims 1-14 were upheld, and rejection of claim 15 was overturned. Prosecution of this case is reopened and new art has been applied to claim 15. The rejections of claims 1-14 are maintained.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1-6 and 9-14 are rejected under 35 U.S.C. 102(b) as being anticipated by Anderson (U.S. Patent No. 6,122,336).

With respect to claims 1 and 9, Anderson discloses, in Figs. 4-5, a voltage-controlled delay line and its corresponding method comprising a delay element [404, 406, 408, 410]; and a phase interpolation circuit [412, 414] coupled to the delay element, wherein the delay element and the phase interpolation circuit are operative to (i) obtain an input signal and a complement of the input signal; and (ii) use the input signal [Aqb0] and the complement of the input signal [Aqb4] to perform a phase interpolation process so as to realize a complete delay timing range with respect to the input signal.

Art Unit: 2816

With respect to claims 2 and 10, Anderson discloses, in Figs. 4-5, that the phase interpolation process is a second-order phase interpolation process.

With respect to claims 3 and 11, Anderson discloses, in Figs. 4-5, that the delay tuning range is equivalent to 180 degrees of a period of the input signal (according to inputs Aqb0 and Aqb4, see Fig. 5).

With respect to claims 4 and 12, Anderson discloses, that the delay tuning range is guaranteed over a process variation.

With respect to claims 5 and 13, Anderson discloses, that the delay timing range is guaranteed over a temperature variation.

With respect to claims 6 and 14, Anderson discloses, in Fig. 4, that the complement of the input signal [Aqba] is used to generate an absolute 180-degree phase reference (inverted).

4. Claim 15 is rejected under 35 U.S.C. 102(e) as being anticipated by Kizer (6922091).

With respect to claim 15, Kizer discloses, in figures 3, 4 and 15, an apparatus for delaying an input signal comprising a memory [717], and at least one processor [709] coupled to the memory and operative to (i) obtain an input signal [CLK] and a complement [CLK/] of the input signal; and (ii) use the input signal and the complement of the input signal to perform a phase interpolation process [figs 3,4 show 709 in figure 15, figure 4 is the detail of the interpolator which allow a tuning range of more that 180 degrees] so as to realize a complete delay tuning range [will interpolate over 315 degrees which includes 180 degrees] with respect to the input signal.

Page 4

Application/Control Number: 10/697,751

Art Unit: 2816

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 7 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Anderson (U.S. Patent No. 6,122,336) in view of Kim et al. (U.S. Patent No. 6,295,328).

With respect to claim 7, Anderson discloses, in Fig. 3 and 4, a delay-locked loop circuit comprising a voltage-controlled delay line comprising: (i) a delay element [404, 406, 408, 410], and (ii) a phase interpolation circuit [412, 414] coupled to the delay element; wherein the delay element and the phase interpolation circuit [412, 414] are operative to obtain an input signal and a complement of the input signal; and use the input signal [Aqb0] and the complement [Aqb4] of the input signal to perform a phase interpolation process so as to realize a complete delay tuning range with respect to the input signal.

Anderson fails to disclose a phase detector being coupled to the voltage-controlled delay line for generating an error signal for adjusting a phase shift associated with the voltage-controlled delay line.

Kim et al. discloses, Fig. 4, a delay locked loop having a phase detector [30] coupled to a voltage-controlled delay line [32] for generating an error signal (output of 30) for adjusting a phase shift associated with the voltage-controlled delay line.

To configure the circuit of Anderson et al. with a phase detector as taught by Kim et al. to provide a clock generator with simplified construction and high operational safety would have

Art Unit: 2816

been obvious to one of ordinary skill in the art at the time of the invention since Kim et al. teaches that such configuration would facilitate design simplicity and safety enhancement (see Kim et al., col. 3, lines 26-27).

With respect to claim 8, Anderson discloses, in Fig. 3 and 4, a clock and data recovery circuit comprising a) a clock recovery circuit [300, 308]; b) a voltage-controlled delay line comprising: (i) a delay element [404, 406, 408, 410], and (ii) a phase interpolation circuit [412, 414] coupled to the delay element; wherein the delay element and the phase interpolation circuit [412, 414] are operative to obtain an input signal and a complement of the input signal; and use the input signal [Aqb0] and the complement [Aqb4] of the input signal to perform a phase interpolation process so as to realize a complete delay tuning range with respect to the input signal.

Anderson fails to disclose a data recovery circuit coupled to the voltage-controlled delay line for recovering data in accordance with a clock signal received from the voltage-controlled delay line.

Kim et al. discloses, Fig. 4, a data recovery circuit [33, 34, 35] being coupled to the voltage-controlled delay line for recovering data in accordance with a clock signal received from the voltage-controlled delay line.

To configure the circuit of Anderson et al. with a data recovery circuit as taught by Kim et al. to provide a clock generator with simplified construction and increased operational safety would have been obvious to one of ordinary skill in the art at the time of the invention since Kim et al. teaches that such configuration would facilitate design simplicity and safety enhancement (see Kim et al., col. 3, lines 26-27).

Application/Control Number: 10/697,751 Page 6

Art Unit: 2816

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to RYAN C. JAGER whose telephone number is (571)272-7016.

The examiner can normally be reached on M-F 8:30 am - 5 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Lincoln Donovan can be reached on (571) 272-1988. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Ryan C Jager/

Examiner, Art Unit 2816

8/5/2008

/Lincoln Donovan/

Supervisory Patent Examiner, Art Unit 2816

JANICE A. FALCONE

TECHNOLOGY CENTER 2800